Non-planar surface may cause incorrect transfer of patterns during lithography. In today's IC manufacturing, chemical mechanical polishing (CMP) is used for topographical planarization. Since polish rates for metals and oxides are different, dummy metal fills in layout is used to minimize post-CMP thickness variability. Existing metal fill solutions target secondary goals minimizing timing and crosstalk impact. They may however reduce yield by increasing probability of failure (POF) due to particulate defects. Layout design solutions that minimize POF and also improve surface planarity via dummy fill insertions have competing requirements for line spacing. In this work, we present a formulation to balance these competing goals and provide a comparative study of greedy (or fixed spacing), variable spacing and LP formulation based fill insertions based on scalability and quality of solution. Finally, we extend the critical area based solution to include SRAF insertion in order to account for optical diffraction in lithography. The key contributions of this paper are i) layout density analysis model, ii) heuristic greedy, variable spacing and LP formulation based fill insertion techniques and iii) characterization and implementation of inter-feature spacing based SRAF insertion. Thus the proposed solution addresses both lithography and particulate related defects. Experimental results based on layout of ISCAS 85 benchmark circuits show that the variable spacing and the LP formulation based fill insertion techniques result in substantially reduced critical area while satisfying the layout density and uniformity criteria.
Introduction
As the VLSI technology advances beyond 45nm, layout design in terms of interconnects that satisfy timing and physical design constraints have become increasingly complicated and difficult. Satisfying only these requirements is no longer sufficient for successfully working designs postfabrication. As a result of this increased complexity and smaller layout geometries, vulnerability of the manufacturing process during critical dimension (CD) control, chemicalmechanical polishing (CMP) and lithography have led to an increased significance of the design for manufacturability (DFM) checks. Chemical-Mechanical Polishing (CMP) that refers to the topographical planarization of the oxide layers is one of the most important steps in manufacturing. Post-
CA1 CA2 70nm
(a) Part of critical area with dummy metal fill placed 70nm apart
No Critical Area 140nm (b) No critical area with dummy metal fill placed 140nm apart Figure 1 : Calibre WorkBench [20] simulation output. For a defect size of 140nm, the critical area is large (red colored rectangles) when the left and right dummy metal fills are placed 70nm from the middle rectangle in (a). No critical area is observed when they are moved 140nm away from the middle rectangle in (b). SRAFs added (green rectangles) maintain printability quality.
CMP thickness of these layers depends on the surrounding layout pattern density. Also the polished surface of one layer has a cumulative effect on the subsequent higher layers [8] . Non-uniform pattern density can thus lead to uneven polished surfaces which eventually results in worsened lithography output. Such out-of-focus printed patterns can severely affect the performance and yield of the layout design. Hence insertion of dummy metal fill to maintain layout density and uniformity is adopted as an effective technique for smoother surface planarity and for achieving better yield output.
Intra-layer photolithographic defects arising due to the imperfections in the manufacturing process can not only result in circuit faults but also reduced yield [13] . Such spot defects are random in nature and the fraction of defects that lead to functional faults gives the probability of failure (POF). POF depends on the defect size. The area within which a defect must lie to cause a fault is known as the critical area (CA) for that defect size. Thus higher the critical area higher will be the POF. Techniques to calculate and analyze POF and the corresponding critical area have been long established [13] . Clearly maintaining uniform layout density for better printability and layout design for minimized spot defects play important roles in obtaining improved yield margins. Hence metal fill insertion focused on minimizing critical area inherently improves design yield. However they tend to have contradictory inter-feature spacing requirements. As shown in Figure 1(a) , the two metal lines are spaced sufficiently to meet the physical design rules and the density bound for CMP. However, a particulate defect having size greater than their spacing can result in extra material being printed causing a functional failure. Thus placing the same metal lines with increased spacing can reduce the POF and help minimize critical area as shown in Figure 1 (b). Usage of sub-resolution assist features (SRAFs) to improve the lithographic printability satisfies both the requirements.
Based on this idea, we propose various techniques that together provide a unified approach towards balancing the trade-off between effective fill insertion and minimized critical area. The main contributions of our work are 1) a layout density analysis approach to ensure the satisfaction of layout density criteria at the local level. This is followed by an observation on maintaining uniform layout density at a global level, 2) greedy (or fixed spacing), LP and variable spacing techniques that perform dummy metal fill insertion to satisfy the density bound while minimizing the critical area and 3) characterization and implementation of SRAF insertion based on inter-feature spacing.
The rest of this paper elaborates on these concepts as follows: In section 2 we review some of the existing work in this area. Section 3 describes the layout density analysis framework. In section 4 we discuss the various fill insertion techniques. This is followed by a description of the algorithm to perform critical area analysis on the fill inserted layouts in section 5. In section 6 we present the SRAF characterization and implementation followed by a discussion on the experimental setup and results in section 7. The concluding remarks and scope of future work are presented in section 8.
Literature Review
In the past, various approaches have been presented on layout density analysis [3] [6] [8] . Principally, these techniques referred to as fixed-dissection regime scan the layout by breaking it into grids of smaller rectangular or square boxes and analyzing the density over several overlapping or non-overlapping windows [3] [4] [5] [6] [7] . However these approaches do not check possible windows off the grid. This can potentially result in sub-optimal evaluation of density and the density bounds. Improvements discussed by Kahng et al. adopt a recursive approach to find the extremal window depending on the number of rectangles contained in the tiles(r) [3] [4] [7] . However this kind of recursive analysis and fill is suited only for deterministic fill requirement. For the problem at hand, recursion might prove to be ineffective and more time consuming than useful for dense layouts. Chen et al. discuss a master-cell based hierarchical fill insertion approach where fill geometries are added in identical fashion to multiple copies of the same master-cell across the layout. This results in an increase in the data volume and additional number of constraints and variables due master-cell overlaps etc render this approach of scan and fill infeasible for an LP formulation under the current required framework [11] . Mukherjee and Chakraborty present a pixel based randomized greedy fill algorithm that performs a grid less layout density analysis [9] . However the pixel based filling constrains the layout scan to the pixelated array limiting the moving window scan. The layout density convergence given for sufficient moving window sizes does not clearly indicate the satisfaction of uniform metal density across the layout. In the proposed work, we present a simple technique for layout density analysis in which 1) the density of any minimum sized partition (M) is calculated only once, 2) minimal number of window scans per M is required to conform to the density bound at the local partition level (surrounding partitions) as compared to the scanning techniques discussed earlier, 3) it easier to couple density analysis technique to any filler insertion approach be it greedy or variable spacing and 4) it is scalable to any layout following a simple partitioning.
After the layout density scan and analysis is done, metal fill insertion is carried out. Various metal fill techniques exist which mainly aim at satisfying the density bound criteria and the min-var and min-fill [6] objectives. Kahng et al. discuss tile based metal fill insertion in symmetric regular or skewed grids that have varying effect on coupling to long conductors [5] [6] . Tian et al. use a linear programming (LP) formulation to insert fill once the amount of fill required and the spatial fill opportunities are determined using Boolean and other deterministic operations [8] . Mukherjee and Chakraborty propose a random greedy fill approach that inserts metal tiles on a pixel-by-pixel basis [9] . However the metal fill inserted in these fill approaches, barely satisfies the physical design rules and does not involve any additional goal for further enhancing the performance or yield. With increasing layout complexities and DFM requirements, metal fill inserted in this manner further worsens the chances of obtaining quality yield numbers. Hence improving additional yield objectives along with the above mentioned primary fill insertion goal becomes important. For example, Deng et al. propose coupling aware fill insertion technique that satisfies the density criteria for CMP while at the same time minimizing coupling capacitance due to metal fill [12] . However these approaches may reduce yield due to probability of failure due to particulate defects. In the various approaches proposed in this work, we heuristically utilize the available space for fill insertion to minimize the critical area.
Several models have been proposed for critical area computation. The pattern recognition technique proposed by Mattick et al. [16] and the layout expansion technique to perform fast CA calculation [15] use spatial overlap concept. The pattern match technique identifies a unique set of patterning rectangles (PRs) for which the critical area is already computed. These PRs are matched to various features present on the layout to obtain the total CA. The layout expansion technique suggested by Xue et al. expands the layout rectangles by defect_size/2 to obtain possible overlaps with the neighboring rectangles [15] . The overlapping areas so found give the critical area for the respective defect size. The authors propose an extra corner stitching plane (ECSP) structure to solve multiple overlaps during multi-level CA computation. They also suggest using pair-wise rectangle tagging to avoid the same rectangle being considered multiple times. However the ECSP structure can be complex for complex and multiple overlap patterns. For large layouts the pair-wise tagging of rectangles can be inefficient and unnecessary storage of data is required. In the proposed work, we present a pixel based critical area calculation that avoids the need to have an ECSP like structure. We use a forward linking rectangle list on a per partition basis that provides a simple and efficient approach to calculate the critical area and minimize data storage.
Layout density analysis
In this section we discuss the layout density analysis model followed by an observation on how uniform layout density is maintained.
Density analysis model
Initially a given layout is partitioned into an array of minimum sized partition (M) as shown in Figure 2 . Partitioning the layout decomposes the layout density computation into smaller sub-problems providing ease of computation and modularity. Density of each M is computed simultaneously during layout partitioning. The density of any partition is obtained by calculating the ratio of the amount of area occupied by rectangles lying within the partition to the total area of the partition. This allows us to have an early knowledge of the partitions that violate the lower density threshold as required to be satisfied for effective CMP [5] [9] [19] . We focus our fill objective only on partitions that violate the lower bound (LB) of the density criteria to minimize the cost of inserting additional metal fill in terms of the critical area while satisfying the density criteria [19] .
Once the list of all violating partitions is obtained, each partition from the list undergoes a density scan with the violating partition placed at the center as shown in Figure 2 . After the neighboring partitions are identified and their precomputed densities are obtained, fill insertion is performed in the violating partitions. This ensures that all the partitions satisfy the limit and their corresponding densities are updated to avoid any redundant fill insertion later on. After all partitions satisfy the density limit, a density check is performed on the vertical and horizontal boxes formed by merging upper-central-lower and left-central-right partitions. If any of these two boxes is found to violate the density limit, the newly calculated fill opportunity is then re- distributed for fill insertion in the previously violating partitions. This is repeated until the vertical and horizontal boxes satisfy the density limit. This ensures uniformity in layout density at a local level. From this discussion it is clear that any violating partition is required to be filled only once and also lesser number of scans per partition is required as compared to other rectangular window based scan and fill techniques discussed earlier. Figure 3 shows a partition to be filled using a rectangular window scan format, checked using multiple overlapping windows to make sure that there is no window which violates after metal fill. After scanning and filling the partitions we perform density uniformity check for the entire layout. The following sub-section provides the details on the approach and its proof for obtaining a uniformly filled layout.
Observation on layout density uniformity
Given a partitioned layout with all the partitions filled in the manner discussed in the earlier sub-section, we observe that by using mathematical induction the entire layout conforms to the layout density criteria. The problem involves calculating the density of concentrically growing windows such that after N iterations, the window so formed is equivalent to the layout and it satisfies the density criteria for CMP. Due to space constraints we do not give a detailed proof of induction in this discussion. However it can be easily shown that any window N will satisfy the density criteria if the previous window (N-1) and the surrounding rectangular strips that form the window N also satisfy the density criteria, as shown in Figure 4 . To avoid repetitive density computation, we re-use the density value of the previously considered window (N-1). Thus any stage only involves the density calculation for the surrounding stripes which can be easily done without any computational expense. The size of the initial window which forms the base case for induction and the step size for concentrically growing windows can be heuristically chosen and the corresponding density is calculated. During this procedure, if any rectangular stripe is found to violate the density limit, metal fill is inserted using any of the filler insertion techniques described in the following section.
Dummy fill insertion techniques
In order to obtain higher yield benefit during dummy metal insertion, we heuristically utilize the inter-feature spacing to minimize the critical area. Given a partition M required to be filled, we first obtain a bounding box(R) that encloses all rectangles lying within M (see lines 3 to 5 in Figure 5 ). After fill is inserted in R using either of the fill insertion techniques described in this section, we concentrically grow this box and continue adding fill until it meets the required density limit (T). This is done in order have a uniform and regular metal pattern in the regions occupied by the rectangles. This follows the density uniformity observation by growing concentrically outwards from the centroid of the space occupied by rectangles. It is worth noting that even though the fill is inserted within the rectangle bounding box, the inter-feature spacing applied minimizes the critical area. The manner in which this interfeature spacing is applied is what differentiates the fill insertion techniques. We discuss these techniques in detail along with the help of the pseudo-code in Figure 5. 
Greedy (or fixed spacing) fill insertion technique
Before we start fill insertion, the bounding box and the amount of metal fill required to satisfy density limit are known. The space constraint (or space multiplier N) controls the inter-feature spacing and in turn minimizes critical area. It can be obtained from the defect size distribution or in multiples of minimum inter-feature spacing (S) from the design rules. In the greedy fill approach, the space constraint min_space_req is fixed at lower multiples of S as in line 5. Here we do not iterate over the inter-feature spacing multiplier (N), hence it becomes a greedy heuristic approach. In lines 6 to 8, the heuristic algorithm performs fill insertion in the respective metal direction in a greedy manner at the first opportunity available that satisfies the spacing rule.
The process of fill addition continues until either the density limit is satisfied or the bounding box limit is reached (line 10). In the latter case (in lines 11 and 12), the next bigger sized box is taken for fill insertion. In the worst case, if the minimum sized partition is reached and density is still lower than the required limit, then using density redistribution method described earlier fill insertion is repeated (as in lines 13 to 15). Considering the marginal amount of additional fill required the density redistribution method ensures that density criteria is satisfied. However a fixed spacing constraint results in a limited critical area minimization. This serves as the motivation for variable spacing fill insertion technique described in the following subsection.
Variable spacing fill insertion technique
In this technique, the fill insertion starts with a tighter space constraint (min_space_req) as compared to the greedy fill method. Initially (in line 5) the space constraint is chosen to be in higher multiples of the minimum feature spacing (N.S). Centered on the centroid of empty space, fill is inserted until it reaches margin of spacing constraint. Occasionally, this is insufficient to meet the density target. In such cases, the space constraint is relaxed iteratively and fill insertion is performed (in line 9). This space relaxation is in steps of integral multiples (N) of S. The iteration continues until the density target is met (in lines 10 to 15). At all times, the space margins are set to be highest possible under density constraints, allowing critical area to be minimized.
The varying space constraint is what differentiates this method from the greedy fill technique discussed earlier (line 9). The main advantage of spatially over constraining is that it always provides more effective space utilization as compared to the greedy technique.
Fill insertion using Linear Programming
The fill insertion problem using linear programming (LP) approach provides another perspective as to how the available layout space can be effectively utilized. As compared to the LP techniques [4] [5] [6] [8] implemented in the past that deal with optimizing fill insertion in order to satisfy the layout density bound, the proposed LP technique works on optimizing a dual objective function. The LP problem formulated in [5] [6] pre-computes the fill opportunities and these are fed in the form as constraints to to the LP solver. Under the current problem at hand, such formulations would result in excessive number of constraints and variables making it intractable for the suggested window sizes in [6] . Hence in the proposed LP approach, we break the minimum sized partition M into a grid of pixels. The pixels have a binary declaration indicating the presence of metal. The pixel size can be chosen using either minimum width/spacing dimensions or their multiples.
Assuming the grid to have dimensions X, Y, we scan the grid using w x w windows where w ≤ X, Y. Pixels which are already filled at the time of problem formulation are denoted by pre_filled_pixels. Constraints for pre-filled pixels are generated indicating the space occupied by the rectangles lying within the window. The number of pixels that need to be filled in order to satisfy the density limit is denoted by total_pixels_req. Thus knowing the total_pixels_req and pre_filled_pixels, the number of pixels that need to be filled can be easily determined as shown in constraint (2) . Maximizing the distance between the numbers of pixels to be filled to satisfy the density limit forms the basis for our LP problem's objective function. The objective function can be generated by calculating the pair wise distances between pixels a ij and a kl that are turned on as indicated by variable Z ijkl .
For sufficiently large window sizes, it is observed that generating Z variables for pixel pairs which are farther than 4 or more pitches apart does not improve the maximized output greatly. Hence for a pixel i,j, only pixels k,l falling within 4 pixel distance apart are considered as shown in constraints (1) . Similarly turning on or off of pixels is also governed by the constraints generated to optimize the spacing between any pair of pixels turned on. These constraints are generated following the same reasoning, as shown in (3). These help satisfy the minimum physical design rules. However, a bigger window size can potentially result in a sub-optimal solution for dense layouts. Hence for space constraints generation, a separation of 2 or 3 pixel distances is considered. Spacing constraints are also generated for pixels lying along the edges of the sliding window, as shown in constraint (4). This takes into consideration pixels surrounding the sliding window and helps avoid closely placed metal features near abutting window boundaries. Note that since we are trying to maximize spacing between the on pixels, best results are obtained by choosing window sizes and spacings comparable to the defect size range considered. Thus with this objective function and constraints, the LP problem can be written as:
Maximize: Here C1 and C2 are constants. The LP problem formulated above is solved using CPLEX LP solver [17] which gives an optimal solution with maximized metal feature distances within the w x w window. After all the windows in the partition M are solved, a combined optimized solution is obtained. The sliding window approach along with the easily generated space constraints has the benefit that it can be used with any sized layout without over burdening the solver with a bulky objective function. After the metal fill insertion is completed using either of the techniques described above, critical area analysis is performed on the layout.
Critical area analysis
During manufacturing, random local defects are caused on account of the undesired chemical and airborne particles from the materials used in the process [13] [1]. These suspended particles get deposited during lithography and result in defects which may cause extra patterns to be printed (short circuits) or missing patterns (open circuits) on the layout. For the purpose of our work, we consider only the spot defects that cause short circuit faults. For simplicity we assume that the defects are rectangular in shape. The critical area (A) acts as a proxy to compute or analyze the POF due to particulate defects. There exist several methods of calculating the POF and critical area. For example, Monte Carlo type methods directly calculate the POF given a defect distribution while geometry based approaches calculate the critical area first [13] . We use the latter approach and calculate the POF for a defect size of x as follows:
where Achip is the total area of the layout. Averaging the critical area over the entire defect distribution gives the average POF for all defect sizes as chip A A T (6) In order to calculate the critical area, we make use of the expressions suggested by Koren in [13] [14] . We compute the critical area using a pixel based layout. We divide the layout into partitions to ensure scalability and each partition is represented as an array of Boolean pixels with a value '1' in constant time. Note that this description of pixels is different from the one used in the earlier sections. Each rectangle is expanded on all sides by defect_size/2. Representing rectangles of the same net with similar identities maintains accuracy of computation. We maintain a forward linking list of rectangles that prevents a pair of rectangles from being considered twice during computation. Each expanded rectangle is checked for possible overlaps with its neighbors. These overlapping regions if any give the critical area between the corresponding rectangles. Multiple overlaps are taken care of automatically since all overlapping pixels hold the same Boolean value '0'. This avoids the need to have an ECSP structures. The final critical area is the total overlapping pixel region. This algorithm is linear to the number of rectangles present in the layout. By adding the critical areas for all partitions, we obtain the total critical area for the layout.
Sraf characterization and implementation
The dummy metal features discussed so far are additional features added to the mask to assist in printing the required layout patterns. These assist patterns which also get printed on the mask are called printed assist features (PAFs). Similarly another set of features can be added to the mask to assist in printing the layout called as sub-resolution assist features. As the name suggests, these features are considerably smaller than the minimum feature size and hence they themselves don't get printed on the layout. However their presence improves the layout printability [21] . This improvement is characterized as reduction in the edge placement error (EPE). Edge placement error is the difference between the layout edge and the printed feature edge.
In the proposed SRAF insertion approach, we add single or multiple SRAFs depending on the spacing between the dummy metal features [21] . This spacing also controls the width the of the SRAF features being added. For the 45nm technology, we add SRAFs with varying width from 4.5nm to 13.5 in increments of 10% of the minimum feature size. Table I shows the varying SRAF width and count inserted depending on the inter-feature spacing and maximum EPE improvement observed.
Experimental setup and Results
In this section we describe the experimental setup used for the study followed by the results. For the purpose of our work, we chose from various ISCASC-85 benchmark circuits. The layout density scan and dummy fill insertion algorithms were implemented in C++. SRAF characterization is done in Calibre WorkBench [20] . The fill insertion techniques were implemented to satisfy the lower limit (30%) of the density bound so as to have a density baseline for critical area analysis. However these techniques were also tested to satisfy higher density requirements. These techniques were implemented on metal layer 2 of these layouts. For the purpose of critical area analysis, we assume a defect size range from 140nm to 210nm which is sufficiently bigger than half the metal 2 pitch for 45nm technology. The average critical area so calculated is then used to obtain the average probability of failure using the expressions mentioned in the earlier section. Various circuits from the ISCAS-85 benchmark library were chosen for the study. Figure 6 shows the increase in average critical area as the defect size increases for all fill insertion techniques implemented on C2670 benchmark circuit. Table II below shows the average critical area comparison for various benchmark circuits along with the corresponding layout size on which the fill insertion techniques were implemented. The heuristic algorithms are compared to regular fill insertion technique that inserts fill without any space utilization. Variable spacing and LP formulation based approaches utilize available space in a better way as compared to the greedy fill technique. It is observed that the average critical area and hence the average POF (as shown in Figure 6 ) for the fill insertion techniques proposed is significantly better as compared to the regular fill approach. From the table it can be seen that the fill insertion using space utilization in the variable spacing approach provides the least critical area followed by the LP formulation and the greedy fill approaches. The greedy fill approach however gives a substantially better critical area number as compared to the regular fill technique. Assuming similar defect distributions for all benchmarks, similar qualitative comparison result is inferred from the POF plot as shown in Figure 7 .
Conclusion & Future work
Due to the increased lithographic printability and CMP planarity concerns, DFM checks are of critical importance. Satisfying the layout density bound for effective CMP by fill insertion alone is not enough to obtain higher yield benefit. Thus improving design yield by minimizing the critical area for random spot defects is equally important. In our proposed work, we present a layout density analysis algorithm followed by various dummy fill insertion methods that address these problems. By performing critical area analysis on post-fill layout, it is observed that the proposed solutions provide effective space utilization to minimize critical area while satisfying the density limit criteria. We have not found any comparable work that considers lithographic printability and critical area minimization together. In future, we propose to develop a model based fill insertion approach which will focus on critical area minimization while satisfying the layout density bound.
